A compact model solution for modeling layout-dependent effects in CMOS nanotechnology with strain engineering is proposed. Strain engineering enhances device performance but causes significant layout-dependent effects, including poly spacing effect (PSE), boundary effect (BE), and neighboring diffusion effect (NDE). If these effects are not well modeled, pre-layout and post-layout simulations will have significant differences. Silicon verification based upon 40nm technology is demonstrated.
Introduction
Strain engineering, including dual stress liners (DSLs) and SiGe, is widely used to enhance carrier mobility in 40nm and beyond technologies applied in high-speed logic and mixed-signal chip design [1] [2] . In DSL, a tensile contact etching stop layer (T-CESL) is used to enhance nMOS mobility and a compressive CESL (C-CESL) is used for pMOS mobility. SiGe is used to further enhance pMOS mobility. Combination of strain engineering and aggressive device scaling results in significant layout-dependent effects. Without proper modeling of these layout-dependent effects, differences between silicon data and model simulation can exceed 12%.
In this work, modeling equations for layout-dependent effects including PSE, BE and NDE with scalability in geometry and bias are proposed. Subcircuits are modeled for these equations in BSIM4 and verified in 40nm technology.
Modeling for Layout-Dependent Effects
TEM pictures and a brief description of the process flow used to fabricate the devices for device characterization and model development are shown in Fig. 1 . DSLs are used for both nMOS and pMOS as CESL layers after the formation of gate poly, halo, source/drain, spacers and salicidation. Nominal gate length is 36nm in the drawn layer and 32nm in TEM for both nMOS and pMOS. SiGe is formed in the source/drain regions of pMOS. Development of modeling equations for PSE, BE, and NDE is focused on the improvement of existing equations for threshold voltage and mobility in BSIM4.
(A) PSE: This effect is mainly caused by the CESL for both nMOS and pMOS on the gate poly. Poly finger number and poly spacing affect device performance. Based upon the characterization, the first and the second poly have significant impact on device performance [3] [4] . Fig. 2 shows the typical layout to define the instance parameters for the first poly. SGA1, SGA2, SGB1, SGB2, WGA1, WGA2, WGB1, and WGB2 are extracted from the GDSII database by LVS (layout versus schematic) to calculate the instance parameters SGA and SGB. The newly added modeling parameters for threshold voltage are SGAREF, SGBREF, XLSG, XWSG, KPVTH0, LODKPETA0, KPETA0, LKPETA0, WKPETA0, PKPETA0, LKPVTH0, WKPVTH0, LLODKPVTH, WLODKPVTH and PKPVTH0. For mobility, the newly added model parameters are KPU0, LKPU0, WKPU0, LLODKPU0, WLODKPU0, PKPU0, and TKPU0. Model equations and the new model parameters for the first poly are shown in Fig. 2 . Based upon the device behavior check, the impact of the second poly on device performance is still significant and PSE model equations for the second poly are necessary. Fig. 3 shows the typical layout to define the instance parameters for the second poly. SG2A1, SG2A2, SG2B1, SG2B2, WG2A1, WG2A2, WG2B1, and WG2B2 are extracted from a GDSII database by LVS to calculate instance parameters SG2A and SG2B. PSE model equations for the second poly are similar to those of the first poly. The only difference is that the number "2" is added to every new model parameter of the first poly to become the new model parameters of the second poly.
(B) BE: This effect is also caused by CESL. The boundary of the tensile and compressive layers is defined by a well. Tensile (compressive) layers will have some impact on the nMOS (pMOS) close to the N-well (P-well). Fig. 4 shows the typical layout to define the instance parameters for BE. NBXA, NBXB, FNXA, FBXB, 
Results and Discussion
Evaluation of model equations is focused on the variation of saturation current Ids. Fig. 7 shows Ids degradation versus SGA for the first poly in silicon and the PSE model. Ids has 12% (5%) degradation for nMOS (pMOS) when SGA increases from 0.126um to 0.288um. Impact of the second poly on Ids and model verification is shown in Fig. 8 . Ids has about 4.2% (4.2%) degradation for nMOS (pMOS) when SG2A increases from 0.306um to 0.45um. Model simulation results based upon the proposed PSE model equations for both the first and the second poly have excellent agreement with the measurement data. Fig. 9 shows Ids variation versus spacing NBXA in the x direction. Ids has 6.5% (8.5%) degradation for nMOS (pMOS) when NBXA increases from 0.171um to 1.8um. Fig. 10 shows Ids variation versus NBYA. Ids has 0.8% (-3%) variation for nMOS (pMOS) when NBYA increases from 0.072um to 1.8um. Fig. 9 and Fig. 10 demonstrate that BE modeling has excellent accuracy. Fig. 11 shows Ids variation versus NDEX. Ids has 1.8% (1.8%) degradation for nMOS (pMOS) with NDEXMOD = 1 (NDEXMOD = 3) when NDEX increases from 0.072um to 1.8um. Fig. 12 shows Ids variation versus NDEY. Ids has 2.5% (1.8%) degradation for nMOS (pMOS) with NDEYMOD = 3 (NDEYMOD = 1) when NDEY increases from 0.144um to 1.8um. Fig. 11 and Fig. 12 show that measurement data and the NDE model match well. Table 1 shows the model verification for ring oscillators INVERTER (inv, inv3), NAND (nd, nd3), and NOR (nr, nr3) with F.O. = 1 and 3. All effects, viz. LOD, WPE, PSE, BE, and NDE, are included. PSE, BE, and NDE have an 8% -12% impact on circuit performance.
Summary
Model equations for layout-dependent effects including PSE, BE, and NDE caused by strain engineering are proposed and successfully verified. These model equations are set up as subcircuits in BSIM4. These significant effects should be included in the pre-simulation stage to optimize design efforts. Fig.1 
